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ABSTRACT 
Splitting of a dc voltage source with two capacitors has been the approach in generating 5-level 
output voltage with single- and three-phase full-bridge circuits and added bidirectional switch. 
Associated with this configuration is the problem of voltage imbalance between the splitting 
capacitors. In addition, the inverter output voltage magnitude is obviously limited to the value of 
the split input voltage source. Presented in this paper is a unit topology for single-phase 5-level 
multilevel inverter, MLI. It simply consists of a full-bridge circuit, a capacitor, charge-discharge unit 
and a dc source. The charge-discharge unit with the capacitor is the interface between the full-
bridge and the dc source. The proposed unit cell can generate a 5-level output voltage waveform 
whose peak value is twice the input voltage value. For higher output voltage level, a cascaded 
structure of the developed unit cell is presented. Comparing the proposed inverter with CHB 
inverter and some recent developed MLI topologies, it is found that the proposed inverter 
configuration generates higher output voltage value, at reduced component-count, than other 
topologies, for a specified number of dc input voltages. For two cascaded modules, simulation and 
experimental verifications are carried out on the proposed inverter topology for an R-L load.  
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1. INTRODUCTION 
The emergence and evolution of multilevel inverters 
(MLIs) have shown significant potential in power 
electronics applications [1]. Attributed to their 
competency in reducing output harmonics and 
transformer-less boosted output voltage, there is a 
rapidly growing trend of using MLIs for renewable 
energy integration [2, 3]. The MLI topologies such as 
neutral point clamped (NPC) [4–7], flying capacitor 
(FC) [8], and cascaded H-bridge (CHB) [9–12], are the 
traditional established MLIs which have been 
extensively researched for electrical energy 
conversion systems [13, 14].  
Findings from the exhaustive researches on these 
classical multilevel inverter configurations show that 
they have inherent associated drawbacks. In 
cascaded H-bridge configuration, multiple isolated 
voltage sources are required, and for an increased 
number of output voltage levels, number of power 
switches increase significantly, [10–12]. Moreover, 
both in neutral-point-clamped and capacitor-clamped 
inverters, the problem of voltage balancing, among 
dc-link series capacitor banks exist, [15–17].  
Amongst these fundamental inverter topologies, CHB 
is a dominant topology for renewable energy 
conversion systems in view of its voltage boosting 
capability and modularity. Recently, the research 
trend is steered towards the modification of the H-
bridge by module configurations with higher 
compactness and less switch count. The developed 
module topologies are able to generate more voltage 
levels while at the same time offer higher efficiency 
[18, 19]. The switched DC sources concept from CHB 
is mostly retained as it remains a popular approach in 
generating multiple voltage levels [20]. The principal 
concept of module topology generally involves the 
insertion of extra circuitry to produce more voltage 
level across DC link of H-bridge. Such extra circuitry 
in most cases has an independent voltage sources 
and/or switched capacitor banks. Such improvement 
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will facilitate the separate control of voltage level 
generation and output voltage steering. Works 
presented in [21–28] are some the recent inverter 
topologies, with their corresponding control 
strategies, which utilizes the aforementioned principle. 
In all, the focus is to obtain appreciable high level of 
pre-stepped output voltage waveform which is 
impressed on an H-bridge for onward voltage 
inversion. 
In [21], the module configuration is a cascade of half-
bridge circuits with individual isolated dc sources. 
Therein, a cascade of six half-bridge cells was 
demonstrated; resulting in a 13-level single-phase 
output voltage waveform. Similar power circuits were 
presented in [22 – 25]. The bane of these 
configurations is the isolated dc source demand for 
each output voltage step. This issue was alleviated in 
the works done in [26] and [27], wherein switched 
capacitor banks were employed in the module 
configuration. In [27], less number of circuit-
component-count was achieved both in the 
symmetrical and asymmetrical configurations when 
compared to the power circuit in [26]. In both 
configurations, the capacitor voltage values need to 
be controlled; involving extra control circuit. 
Use of bidirectional switch to link a cascade of two dc 
sources to the H-bridge was proposed by Sung-Jun 
Park and others, [28]. This single-phase inverter 
configuration synthesises 5-level output voltage 
waveform per cycle; and hence exhibits a better 
performance than the 3-level H-bridge with respect to 
total harmonic distortion (THD) value. For higher 
output voltage level, work done in [29] extended this 
topology to accommodate more dc sources. In view 
of three-phase applications, Jafferi Jamaludin 
extended the work in [29] to three-phase system, 
[30]. Therein, the bidirectional switches’ usage was 
optimized following a space vector modulation control 
approach. In [28 – 30], it is apparent that the demand 
for isolated dc sources is inherently needed in these 
topologies. The provision of these isolated supplies is 
the main limitation in the power electronic circuit 
design. 
In [31], the two isolated dc sources in [28] were 
replaced with two capacitor banks, which split a single 
dc voltage source; the configuration is shown in Fig. 
1(a). The power circuit switch-count and operational 
principle remain same. A single-phase cascaded 
structure of this capacitor-split single input, 5-level 
inverter configuration was presented in [32]; wherein 
a configuration for 9-level output voltage waveform 
synthesis was demonstrated. The work done in [33] 
extended the cascaded configuration in [32] to three-
phase system. Focusing still on three-phase system, 
the H-bridge in [28] was replaced with 3-phase Bridge 
in [34] and [35]; therein, 5- and 7-level, line-line 
output voltage waveforms were generated, 
respectively. The inverter topology proposed in [31] 
has an output voltage magnitude limitation; dictated 
by the sole dc input source. Besides, there is voltage 
imbalance between the splitting capacitor banks; and 
this necessitates additional control circuit in this 
inverter configuration, as well as its derivatives in [32 
– 35]. 
Under these technical backgrounds, this paper 
presents a cascaded single-phase, PWM multilevel 
inverter topology with capacitor-boosted output 
voltage. The proposed basic unit for the cascaded 
structure proffers solutions to the problem inherent in 
[28] and [31]. Hence the basic unit, with a single dc 
input, is capable of synthesizing 5-level output voltage 
waveform; whose amplitude is twice the input voltage 
value. Moreover, only one capacitor bank is used; 
therefore, the issue of voltage imbalance does not 
arise. The proposed cascaded multilevel inverter 
circuit is very much similar to the CHB inverter 
configuration.  The difference is that in each H-bridge 
cell, a capacitor and its charge–discharge circuit has 
been added to boost the output voltage and as well 
improve the overall harmonic profile of the output 
waveforms. Also, the proposed cascaded inverter 
structure operationally resembles that presented in 
[32] with regards to the output voltage waveform and 
its spectrum. However, the distinct difference and 
hence the improvement is apparently seen on the 
boosted output voltage value and absence of splitting 
capacitor banks; with their associated imbalance 
problem. Moreover, the component-count of the 
proposed inverter configuration is highly reduced 
when compared with the conventional CHB inverter; 
and is at par with configuration in [32] for the same 
output voltage level. Operational principles and 
switching functions are analysed. Simulation and 
experimental results are presented to verify the 
validity of the proposed inverter. 
 
2. OPERATIONAL PRINCIPLES 
Beginning with the basic unit configuration, the 
switching sequence/pattern that result in the output 
voltage level syntheses are discussed in this section. 
The generalized cascade structure of the basic unit is 
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presented. Also, the modulation scheme for each unit 
as well as for the cascaded configuration is given. 
 
2.1 Circuit configuration and operation 
Shown in Fig. 1(b) is the power circuit of a unit 
cell/module of the proposed cascaded multilevel 
inverter configuration. 
This module comprises of an H-bridge, a capacitor 
bank, simplified charge–discharge circuit and a dc 
source. The charge-discharge unit, with the capacitor 
bank, interfaces the H–bridge to the dc source. The 
charge-discharge unit is made up of two active 
switches and a diode; 
one of the switches has no free-wheeling diode. This 
ensures a unidirectional discharge of the capacitor 
bank. The two switches are connected in a half-bridge 
fashion whose output node links the capacitor bank. 
The diode connects the capacitor bank and the 
negative rail of the H-bridge to the negative terminal 
of the input voltage source; this node is also shared 
by the negative rail of the half-bridge. The positive 
rails of the half- and H-bridges and the input voltage 
source are linked together.  
 
 
Fig. 1. Single-phase 5-level inverter configurations. 
(a) Inverter configuration presented in [31] 
(b) proposed inverter module 
 
With this circuit components arrangement, proper 
control of the switches in the H-bridge and the 
charge–discharge circuit in this inverter unit can 
produce 5 output voltage levels:  0, Vs, 2Vs, –Vs, and 
–2Vs. Considering the positive half cycle of the 
synthesized output voltage, vo1, the basic operational 
modes are shown in Figures 2(b) – (d).  
The switching states of the power switches and the 
corresponding synthesized output voltages are 
summarized in Table 1. With this described inverter 
module, Fig. 3 shows the generalized cascaded 
structure of the proposed inverter topology. 
 
 
 
Fig. 2. Proposed inverter module operational modes. 
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2.2 Modulation scheme 
The modular structure of the power circuit in figure 3 
is an indication that the modulation/control of the 
cascaded units should follow suit. Hence, in each of 
the cascaded units, single carrier sinusoidal pulse-
width modulation  
 (SCSPWM) scheme is employed in the generation of 
the six gating signals. The principle of the switching 
strategy is to generate gating signals by comparing 
rectified sinusoidal modulating/reference signals, at 
the fundamental frequency, with only one triangular 
carrier at the desired switching frequency; whose 
peak-to-peak amplitude is Ac. For n-level SCSPWM, k 
number of rectified sinusoidal modulating signals have 
the same fundamental frequency, fm, and amplitude, 
Am, with dc bias of Ac as a difference between these 
signals, [36–38]. The switching/modulation scheme 
adopted in each of the cascaded inverter cells is 
illustrated in Fig. 4.  
 
From this Fig. 4, if the sine signal, R, is compared to 
the zero value, switching signal S11 is generated. Also, 
comparing the carrier signal, T, with the voltage 
references, R1 and R2, the rest of the switching signals 
are then given by the use of basic logical AND, OR, 
NOT gates. 
𝑆11 = 𝑅 > 0                (1) 
 
𝑆31 = { [(𝑇 > 𝑅1) • 𝑆11] + [(𝑇 > 𝑅1̅̅ ̅̅ ̅̅ ̅̅ ̅) • 𝑆11̅̅ ̅̅ ] }         (2) 
 
𝑆𝑐𝐶1 = 𝑇 > 𝑅2      (3) 
𝑆41 , 𝑆21 , and 𝑆𝑑𝐶1  gating signals are obtained by 
negating 𝑆11, 𝑆31, and 𝑆𝑐𝐶1, respectively. 
In order to cascade several N modules effectively, the 
carrier signals of N-different inverter cells are shifted 
by (360/N)° sequentially from one another, so that 
the cascaded inverter cells can generate 4N+1 level 
output voltage. In this work, two modules are 
cascaded and the carrier signals are shifted by 180° 
from each other in order to generate 9-level output 
voltage waveform at the load terminals, as shown in 
Fig. 5. 
In each of the cascaded inverter cells, the frequency 
and amplitude modulation indices expressions are 
given as 
m
c
f
f
f
M        (4) 
)1( 

kA
A
M
c
m
a     (5) 
 
 
 
Fig. 3. Proposed cascaded multilevel inverter 
 
Table 1 Switching states and the synthesized output 
voltages of the proposed unit module. 
Vc1 ScC1 SdC1 S11 S21 S31 S41 
0 1 0 1 0 1 0 
Vs 1 0 1 1 0 0 
2Vs 0 1 1 1 0 0 
0 1 0 0 1 0 1 
-Vs 1 0 0 0 1 1 
-2Vs 1 0 0 0 1 1 
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Fig. 4. Single-carrier sinusoidal PWM switching 
scheme for a  module in the proposed cascade 
multilevel inverter configuration. 
 
 
Fig. 5. Cascading two modules of the proposed MLI 
Where fc and fm are the frequencies of the triangular 
carrier and modulating signals, respectively.  Ac and 
Am are the corresponding peak-to-peak values of the 
signals, as shown in figure 4. k is the number of 
voltage level synthesized per half-cycle; in this case, 
k = 3. 
 
3. COMPARISON BETWEEN THE PROPOSED 
INVERTER, CLASSICAL CHB AND SOME 
RECENT MODULE MLI CONFIGURATIONS 
Certain figures of merits are usually considered when 
assessing the enhancement/improvement in a given 
MLI configuration. Some of these figures are: number 
of isolated dc sources, number of synthesized voltage 
levels, number of active and passive switches, peak 
inverse voltage, (PIV), of the switches, number of 
conducting switches (on-state switches) required to 
synthesize a given voltage level, et cetera. 
Correspondingly, these figures dictate the size, quality 
of the output voltage waveform and filtering level, 
cost and loss dissipation in any given MLI 
configuration. 
The proposed cascaded MLI shown in figure 3 is 
compared with the classical symmetrical CHB and 
recent similar symmetrical MLI topologies proposed in 
[28], [31–33] and [38–41]. The comparison is shown 
in Table 2 based on the aforementioned criteria, for a 
given number, x, of the input dc voltage source, VS. 
Assessment of Table 2 shows that for the same 
number of dc input voltage, the proposed module 
inverter increases both the number of level and 
magnitude of output voltage by 50% when compared 
to the classical CHB inverter module; at the expense 
of additional two active switches. As commented 
earlier in the introductory section, inverter 
configuration in [31] and its derivatives need large 
value of two splitting-capacitor banks to prevent 
asymmetry of dc-link voltages. The number of needed 
capacitor banks has been reduced by 50% in the 
proposed inverter module and the issue of asymmetry 
arises not thereof. Moreover, the output voltage 
receives a boost of 50% in magnitude in the proposed 
configuration when compared to the topologies in 
[28], [31–33] and [40]. As seen from Table 2, the 
most outstanding advantage of the proposed inverter 
is the reduced number of input voltage source and the 
output voltage boost.  
 
4. LOSS CALCULATION  
The dominant and prominent losses associated with 
semiconductor power switches in pulse width 
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modulated power electronics circuits are conduction 
and switching losses. The former loss are caused by 
the equivalent resistance and the inherent on-state 
voltage drop of the semiconductor devices; whilst the 
latter loss are caused by non-ideal switching of the 
devices, manifested as the power dissipation during 
turn-on and turn-off switching transitions. Analytical 
derived expressions for the conduction power losses 
in semiconductor switches can be obtained in terms 
of the modulation index, Ma, power factor, ϕ, and 
output parameters: voltage and current amplitudes, 
for typical conditions present in PWM inverters, [42]. 
For each of the IGBTs and diodes used in Fig. 3, good 
estimations for their average on-state losses, 
SWconL _  and SWconL _ were: 
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where DonSWon VV , are the constant on-state 
voltages across a switch and diode; DonSWon RR , are 
the on-state resistances, respectively;
andMI am , are the peak load current through a 
device, modulation index and power factor angle, 
respectively. The first terms in (6) and (7) are the 
losses due to the constant components of on-state 
voltage DonSWon VandV ; while the second terms are 
the losses due to the linear dependence on current of 
the on-state voltages as expressed in terms of
DonSWon RandR . Hence, the overall conduction loss is 
DconSWconcon LLL __     (8) 
During switching transitions in power semiconductor 
devices, switching losses, LSW, are generated; and are 
directly proportional to the switching frequency, fC. 
During one reference period, the switching loss for 
every power device is obtained by identifying every 
turn-on and turn-off instants, θ. Present in the 
manufacturer’s datasheets are the characteristic 
curves of each power device. The semiconductor 
average switching losses can be estimated from these 
characteristic curves. The IGBT model used in the 
laboratory prototype of the proposed inverter 
configuration is GW40N120KD. 
 
 
Table 2 Comparison of between the proposed inverter, classical symmetrical CHB and some recent cascaded 
symmetrical MLI topologies proposed. 
 
Topologies   Number   Number    Number   Number    Number      Maximum   Peak inverse     On-state  
                       of dc         of             of              of           of output     voltage        voltage             
switches 
                    sources,    capacitor    active      diodes       voltage      generated      (PIV) 
                         x.           bank        switches                     level 
CHB x 0 4x            0            2x+1 xVS                 xVS                      2x 
Circuit in  
    [28] x 0 5x           4x           4x+1 xVS                 xVS                      3x 
Circuit in  
[31–33] x 2x              5x           4x          4x +1 xVS                 xVS                      3x 
Circuit in  
[38–39] 2x 0               6x            0            4x +1          2xVS                2xVS                     
3𝑥
2
   
Circuit in  
    [40] x 2x              3x          4x           2x +1 xVS                 
𝑥𝑉𝑆
2
                       3x 
Circuit in  
    [41] x 2x            10x           0            8x+1            2xVS                2xVS                     2x 
Proposed  
  circuit x  x              6x            x            4x+1            2xVS                2xVS                     3x 
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Considering its switching loss, the characteristics 
curves which represent the energy losses during 
commutation are: turn-on commutation loss, Eon(θ), 
turn-off commutation loss, Eoff(θ), and diode recovery 
commutation loss, Erec(θ). These curves are 
approximated by exponential equations, using curve-
fitting tool in MATLAB. Mathematical models obtained 
for the IGBTs, and are given as: 
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Hence, the average switching loss is expressed as 
 
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The total converter loss, Ploss, is then 
swconloss LLL               (13)  
 
5. SIMULATION AND EXPERIMENTAL 
RESULTS 
Following the earlier discussions in Sections 1 and 2 
regarding the operational principles and the 
modulation scheme for the proposed cascaded MLI, 
the verification simulation and validating experimental 
results are presented in this section. 
 
5.1 Simulation results 
From figure 3, a cascade of two inverter modules is 
used to demonstrate the features of the proposed 
inverter topology; wherein the switching scheme 
depicted in Figs. 4 and 5 were used. MATLAB Simulink 
and Plecs simulations were carried out with arbitrary 
RL load; R and L are 25Ω and 90mH respectively. The 
carrier/switching frequency is 3kHz. The dc input 
voltage, VS, is 150V and the capacitor, C, has a 
capacitance value of 2500µF. Fig. 6 shows the 
simulated inverter output voltages and current 
waveforms for a modulation index of 0.9. The spectral 
analyses result of this synthesized inverter output 
waveforms are displayed in Fig. 7. Therein, THD 
values of 32.01% and 16.21% are achieved in each 
of the 5-level cascaded modules and overall 9-level 
output voltage waveforms, respectively. 
 
Fig. 6. Simulated inverter output voltages and 
current waveforms 
 
Table 3 Prototype specification 
Power switches: GW40N120KD 
Power diodes: DPG30P300PJ 
R = 25Ω ,  L = 90mH 
Capacitor, C = 2500µF, 400V 
Dc input voltage: VS= 150V 
  
 
5.2  Experimental results 
In line with the simulation results, a laboratory 
prototype of the cascaded MLI was built; the 
prototype specifications and parameters are given in 
Table 3. The modulation scheme presented in section 
2 is implemented in the prototype, resulting in the 
generation of the 6 gating signals for each of the 
cascaded modules. 
At 0.9 depth of modulation, Fig. 8 shows typical logic 
gating signals, the experimental waveforms of the 
inverter output voltages and the corresponding load 
current for the specified loading condition in Table 3. 
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Fig. 7. FFT analyses of the synthesized inverter 
output voltages. (a) module voltage waveform 
spectrum. (b) cascaded output voltage waveform 
spectrum. 
 
6. CONCLUSION 
In this paper, an enhanced configuration for cascaded 
multilevel inverter is presented with regards to the 
unit cells output voltage magnitude and component-
count. The switching principles, modulation scheme 
and switching functions have been given in detail. Out 
of the six power switches in each unit cell, three 
switches are simultaneously turned on for the 
synthesis of any of the output voltage level. Two of 
these switches are pulse-width modulated while one 
is switched at the fundamental frequency; this 
ensures minimum number of switching transitions 
among the power switches. Each of the modules in 
the proposed cascaded MLI can synthesize a 
maximum of 5-level output voltage waveform; whose 
amplitude is twice that of the single input voltage 
source. A comparison has been made, with respect to 
specified figure of merits, between the proposed 
inverter circuit, classical CHB inverter and some of the 
recent developed MLI topologies. For two cascaded 
inverter modules and for typical modulation index of 
0.9, the frequency spectra of the synthesized output 
voltage waveforms of the proposed inverter 
configuration have been shown. Also, a good 
approximation for the average power loss in the active 
and passive power switches is given in simple 
expressions in terms of current amplitude, depth of 
modulation and power factor for typical conditions 
prevailing in PWM inverters. The operation of the 
proposed inverter topology has been demonstrated 
through simulations and laboratory experiments on 
the proposed inverter for an R-L load; results have 
been adequately presented. 
 
 
 
     
                                            (a)                                                             (b) 
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(c) 
Fig. 8. Experimental inverter waveforms. 
(a) Gating signals ScC1, g1 and g3. 
            (b) module output voltages, vo1 and vo2. 
              (c) module output voltage, vo1, cascaded 
      inverter output voltage, vo and load 
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